加為收藏 設為首頁
產品分類
示波器
信號發生器
電源
頻譜分析儀
ALtera 開發平臺
實驗儀系列
常規測量儀器系列
電子實訓工藝產品
仿真器/編程器系列
萬用表
晶體管圖示儀/集成電路測試儀
單片機用戶板/數據采集卡
轉速表、溫濕度計、風速成計、記錄儀、場強儀、功率計
振動計、聲級計、噪聲計、電聲測試儀、照度計
便攜式紅外線測溫儀、氣體檢測報警儀
其他測量儀器
儀器儀表推車
汽車專業實訓室解決方案
· GPS接收模塊iTrax520(Fastr..
· 世界最小晶體管問世:僅由7..
· NEC推ARM Cortex-A9核心全高..
· 不可忽視的示波器指標:觸發..
· RIGOL隆重推出經濟型頻譜分..
· 儀器儀表和自動控制軟件:期..
· 我國電子測量儀器行業應向高..
 
母版
TR4 FPGA開發板

 

                                

Terasic TR4 FPGA Development Ki

產品概述

The TR4 Development Board provides the ideal hardware platform for system designs that demand high-performance, serial connectivity, and advanced memory interfacing. Developed specifically to address the rapidly evolving requirements in many end markets for greater bandwidth, improved jitter performance, and lower power consumption, the TR4 is powered by the Stratix® IV GX device and supported by industrystandard peripherals, connectors and interfaces that offer a rich set offeatures that is suitable for a wide range of compute-intensive applications.

The TR4 is supported by multiple reference designs and six HighSpeed Mezzanine Card (HSMC) connectors that allow scaling and customization with mezzanine daughter cards. For largescale ASIC prototype development, multiple TR4s can be stacked together to create an easily-customizable multi-FPGA system.

產品參數

FPGA Devices

Stratix IV GX EP4SGX230

●228,000 logic elements (LEs)

●17,133K total memory Kbits

●1,288 18x18-bit multipliers blocks

●2 PCI Express hard IP blocks

●744 user I/Os

●8 phase locked loops (PLLs)

Stratix IV GX EP4SGX530

●531,200 logic elements (LEs)

●27,376K total memory Kbits

●1,024 18x18-bit multipliers blocks

●PCI Express hard IP Blocks

●744 user I/Os

●8 phase locked loops (PLLs)

FPGA Configuration

●MAXII CPLD EPM2210 System Controller and Fast Passive Parallel (FPP) configuration

●On-board USB Blaster for use with the Quartus II Programmer

●Programmable PLL timing chip configured via MAX II CPLD

●Supports JTAG mode

Memory Devices

●64MB Flash with a 16-bit data bus

●2MB SSRAM (512K x 32)

DDR3 SO-DIMM Socket

●Up to 4GB capacity

●Maximum memory clock rate at 533MHz

●Theoretical bandwidth up to 68Gbps

Buttons, Switches and LEDs

●4 user-controllable LEDs

●4 user-defined

●4 slide switches for user-defined inputs

On-Board Clocks

●50MHz oscillator

SMA Connectors

●SMA connector pair for differential clock inputs

●SMA connector pair for differential clock outputs

●SMA connector for clock output

●SMA connector for external clock input

Two PCI Express x4 Connectors

●Support connection speed of Gen1 at 2.5Gbps/lane to Gen2 at 5.0Gbps/lane

●High-speed transceiver channels up to 6.5 Gbps

●Support downstream mode

Six 172-pins High Speed Mezzanine Card (HSMC)

●6 HSMC connectors

●Configurable I/O standards - 1.5V, 1.8V, 2.5V, 3.0V

●Total of 16 high-speed transceivers up to 6.5 Gbps

●52 true LVDS channels up to 1.6Gbps

●16 emulated LVDS channels up to 1.1Gbps

Two 40-pin Expansion Headers

●72 FPGA I/O pins; 4 power and ground lines

●Configurable I/O standards - 1.5V, 1.8V, 2.5V, 3.0V

●Shares pins with HSMC Port

Power

●Standalone DC 19V input

Block Diagram

 

 

打印本頁 | 關閉窗口

返回首頁   |   設為首頁   |   加為收藏
篮球场